This preliminary study considers the scaling and performance of a finite element (FE) semiconductor device simulator on a capacity cluster with 272 compute nodes based on a homogeneous multicore node architecture utilizing 16 cores. The inter-node communication backbone for this Tri-Lab Linux Capacity Cluster (TLCC) machine is comprised of an InfiniBand interconnect. The nonuniform memory access (NUMA) nodes consist of 2.2 GHz quad socket/quad core AMD Opteron processors. The performance results for this study are obtained with a FE semiconductor device simulation code (Charon) that is based on a fully-coupled Newton-Krylov solver with domain decomposition and multilevel preconditioners. Scaling and multicore performance results are presented for large-scale problems of 100+ million unknowns on up to 4096 cores. A parallel scaling comparison is also presented with the Cray XT3/4 Red Storm capability platform. The results indicate that an MPI-only programming model for utilizing the multicore nodes is reasonably efficient on all 16 cores per compute node. However, the results also indicated that the multilevel preconditioner, which is critical for large-scale capability type simulations, scales better on the Red Storm machine than the TLCC machine.
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Introduction
A current pathway to increase the peak performance of the next generation supercomputers is to utilize large numbers of powerful compute nodes comprised of multiple sockets with multiple cores on each socket. It has been forecasted that by about 2020 compute nodes will have a thousand cores [25] . This is a significant cause of concern for numerical methods and scientific application software developers who have typically had the performance of their codes limited by the bandwidth from the compute processor to local memory. Although there appears to be a belief that the single-level MPI-only programming model should be sufficient for the next 3-5 years, there appears to be no general consensus on the most effective programming model for larger core count multicore nodes [9] . This preliminary study considers the performance of an existing semiconductor device simulation code (Charon) to begin to elucidate a number of important issues in utilizing multicore architecture nodes.
An example of the trend to multicore nodes is the recent arrival of the Tri-Laboratory Linux Capacity Clusters (TLCC) at Sandia National Labs (SNL). Sandia, Los Alamos, and Lawrence Livermore national laboratories have collaborated to purchase the same high performance capacity linux clusters, the TLCC [2] . Sandia is receiving three machines: two for New Mexico and one for California.
Very briefly the SNL TLCC machine has the following characteristics 1 :
• 38 TFlops peak Although the TLCC machines are intended to be capacity machines, it is important to understand how well applications codes will scale on a multinode machine with a commodity interconnect such as InfiniBand. As a point of comparison this study will consider the relative performance of the TLCC machine with the Cray XT3/4. The Cray XT3/4 (Red Storm) has a custom designed interconnect that maximizes performance and scalability and employs both dual and quad core nodes.
The limited scope of this study is to examine the performance of a state of the art C++ object oriented transport reaction code, Charon, on the TLCC machine. The Charon code was originally developed to model semiconductor devices via the drift-diffusion equations, but it can also model magnetohydrodynamics (MHD). This study considers the performance of Charon for solving a steady-state drift-diffusion problem, and is not intended to be exhaustive. The authors make no claims about how other physics codes will perform. Charon simulations will be run on TLCC to examine two issues: how does the scalability of a commodity interconnect compare with the custom high performance interconnect on Red Storm and how efficiently can the 16 cores on the compute node be utilized. These studies were performed on the first SNL TLCC machine, named "Unity."
In this study, two different implementations of MPI are used on the TLCC Unity machine. 
A Brief Description of the FE Semiconductor Model
The Charon semiconductor device modeling code solves the drift-diffusion equations [13, 26] :
where
The unknowns are: ψ, the electrostatic potential, n, the electron concentration (number of electrons per volume), and p, the hole concentration (number of holes per volume). The parameters for the model include, , the permittivity of the semiconductor material, q, the fundamental electron charge, µ n and µ p , the electron and hole mobilities, respectively, and D n and D p , the electron and hole diffusion coefficients, respectively. The electrostatic potential source term C is the doping profile, and G is the generation/recombination source term in the electron and hole balance equations. For the test case considered in this paper, the generation/recombination source term is negligible.
These equations are discretized using a stabilized finite element formulation [20] . This discretization is associated with a simple extension of an SUPG-type approach to the driftdiffusion system. The methodology is based on a variation of the streamline upwind PetrovGalerkin (SUPG) type FE formulations of Hughes et. al. [10, 11] and Shakib [24] .
Discretization of the drift-diffusion equations produces a large sparse, strongly coupled nonlinear system. This system is solved via a Newton-Krylov algorithm [1, 21] , where the linear systems (generated at each Newton step) are solved using a Krylov accelerator [16, 5] . The choice of the preconditioner is critical to the performance of the linear solver. The two main preconditioners considered in this study are a one-level domain decomposition (DD), with a subdomain solver based on an incomplete lower/upper (ILU) factorization, and an algebraic multilevel type preconditioner. The multigrid preconditioner is a Petrov-Galerkin smoothed aggregation approach for nonsymmetric linear systems [19] . More information on these details of these methods and representative results for large-scale performance of various finite element applications can be found in [23, 22, 18, 14] .
Briefly, in terms of software, the initial load-balance and fine-level nonoverlapping subdomains are obtained using Chaco [6] . The Trilinos package, IFPACK, provides incomplete factorizations [17] . Krylov methods are implemented in AztecOO [27, 7] . A sparse KLU factorization is used for the coarse direct solver [3] . The multigrid cycles and grid transfers are provided by ML [4] . ML also provides aggregation routines though METIS and ParMETIS [12] that are used in this paper. Access to this software is obtained via the Trilinos framework [8] .
Scaling Results
The numerical studies involve the steady-state solution of the two-dimensional drift-diffusion equations for a 2 × 1.5µm silicon NPN bipolar junction transistor (BJT) (Figure 1) . Briefly, "NPN" denotes a transistor with n-type (material with additional negative charge carriers), p-type (material with excess holes), and n-type material. This geometry has three contacts. The base at the top left corner, the emitter at the top right corner, and the collector along the entire bottom. Both the emitter and base are 0.1µm wide. The steady-state calculation is performed with a voltage bias of 0.3V: the base and collector are held at ground and the emitter is assigned a voltage of -0.3V. The initial guess for the drift-diffusion equations is taken as the solution to the nonlinear poisson (NLP) problem [20] . Figure 1a shows the signed logarithm of the doping for the device. The signed logarithm slog(x) is defined as slog(x) = sign(x)log 10 (1 + |x|). Note that the doping, C, varies between 10 19 and −10
16
(N-doping is positive). Figure 1b shows the corresponding steady-state electric potential solution.
In this section, TLCC results will be compared with Red Storm results. The TLCC results in this section use all 16 cores per compute node. The Red Storm results in this section use the older 2.4 GHz dual core nodes (both cores per compute node). Charon was built on Red Storm using the PGI 6.2.5 build environment.
It is of interested to compare the performance of a one-level preconditioner and a multigrid preconditioner on the two platforms (TLCC and Red Storm) as the communication pattern is significantly different. The one-level DD ILU preconditioner involves subdomain boundary data exchange with its nearest neighbors. The multigrid preconditioner uses this same DD ILU preconditioner as smoothers on the fine and medium mesh and KLU direct solver on the coarse mesh. So not only does the multigrid preconditioner require boundary data exchange proc fine 1-level DD ILU (2) with its nearest neighbors for ILU on the fine and medium mesh, it also requires more complex communication for the grid transfer operators and the coarse mesh solve. Below the weak scaling for two different problem sizes per core (27,000 and 6800) illustrate the relative performance of the two machines.
Weak scaling study up to 112 million unknowns
A weak scaling study was performed on TLCC for both a one-level DD ILU preconditioner and a three-level multigrid preconditioner, using both the Open MPI and MVAPICH built executables. The problem was scaled up to 112 million unknowns on 4096 cores (27,000 unknowns per core). The results for the one-level preconditioner on TLCC with Charon built with MVAPICH are presented in Table 1 and compared with the same scaling study performed on Red Storm. Under "Time/Newton step", "prec" denotes the time per Newton step to construct the preconditioner, "linear" denotes the time to perform the linear solve (this includes the time to construct the preconditioner), "Jac" denotes the time to construct the Jacobian, and "Newt" denotes the total time to perform everything in a Newton step (includes linear solve and time to construct the Jacobian). For the 4096 core case, 256 compute nodes on TLCC are used while 2048 compute nodes on Red Storm are used. Note that entry for the 4096-core TLCC MVAPICH one-level preconditioner case is an estimate because the calculation crashed during the sixth Newton step (calculation would have taken seven Newton steps) when one of the compute nodes failed. However, a 4096-core TLCC Open MPI calculation was completed earlier, and careful comparison between the MVAPICH and Open MPI calculation showed that the former was 16% faster, so the estimate in the table is an accurate estimate. The results for the three-level preconditioner are presented in Table 2 , where the TLCC results are for Charon with MVAPICH. The three-level PetrovGalerkin multigrid preconditioner uses a W(1,1) cycle with coarser levels generated using METIS/ParMETIS and 125 nodes per aggregate. The comparison between TLCC and Red Storm for the one-level and three-level preconditioners are plotted in Figure 2 (a) and 2(b) respectively. The time plotted on the vertical axes is the CPU time per Newton step in seconds. Although the results for TLCC for Charon built with Open MPI were not presented in the tables, they are included in the plots. From the tables and figures a few issues should be pointed out to interpret the results. First the one-level DD ILU preconditioner, in general, scales very poorly. This is apparent from the iteration count that increases significantly with problem size (and core count) in Table 1 . This accounts for the significant increase in CPU time in Figure 2 (a) and is in contrast to the three-level method in Figure 2 (b) (note the change in CPU time magnitudes). This scaling illustrates why some type of multilevel technique is required to approach truly scalable simulation methods and therefore modern large-scale computing platforms need to run these methods efficiently. In Figure 2 the increase in CPU times for the simulation have contributions from the increase in the number of iterations (an algorithmic issue) and in the inefficiency of the platform scaling (most likely due to network scaling). To attempt to more clearly show the effect of the scaling efficiency of the network, a plot of the ratio of the TLCC time (Charon with MVAPICH) over the Red Storm time is presented in Figure 3 for the two different preconditioners. For the 1024 core case, as an example, for the one-level preconditioner this ratio is approximately 2, which means that the TLCC calculation took twice as long as the Red Storm calculation. The horizontal dashed green and black lines are included to denote the case where the TLCC and Red Storm are scaling in a similar fashion for the one-level and three-level preconditioners. The fact that the ratio of TLCC over Red Storm time is growing, as the problem size (and core count), is scaled indicates that the TLCC network does not scale as well as the interconnect on Red Storm. Further the TLCC performance on the multilevel algorithm deteriorates at a faster rate due to the increased communication required for the coarser levels and transfers between levels.
In terms of the choice of MPI implementation on TLCC, Open MPI or MVAPICH, for the one-level preconditioner it does not matter until more than 1000 cores are used. At 4096 cores, Charon with MVAPICH is 16% faster than Open MPI. For the three-level preconditioner, for more than 256 cores MVAPICH is scaling better than Open MPI, and Charon with Open MPI is 50% slower than with MVAPICH for 1024 cores. Not only does Open MPI scale worse, it appears to have a possible robustness issue as the 4096 core case with the three-level preconditioner failed due to an InfiniBand stack resource issue while MVAPICH did not seem to have any problems.
Finally, one can observe that the two curves in Figure 2 (b) cross. This is because the time to construct the Jacobian and preconditioner is considerably higher for Red Storm than on the TLCC machine. For smaller problems, the time to construct the preconditioner is greater than the linear solve time on Red Storm. At larger problem sizes (core counts) the time to solve the linear system dominates and the effectiveness of the scaling of the network as described above becomes more critical to the overall solution time.
Weak scaling study up to 28 million unknowns
The previous weak scaling study does not give the complete picture how Open MPI and MVAPICH on TLCC compare at 4096 cores for the multigrid preconditioner. A second weak scaling study was performed, but with a quarter the number of unknowns as the previous problem. As with the previous study, this study was performed on TLCC for both a onelevel DD ILU preconditioner and a three-level multigrid preconditioner for Charon built with both Open MPI and MVAPICH. The problem was scaled up to 28 million unknowns on 4096 cores (6800 unknowns per core are presented in Table 3 and Table 4 respectively (for TLCC, only the results for Charon with MVAPICH are presented). All runs took seven Newton steps. The three-level PetrovGalerkin multigrid preconditioner uses a W(1,1) cycle with coarser levels generated using METIS/ParMETIS and 125 nodes per aggregate.
The comparison between TLCC and Red Storm for the one-level and three-level preconditioners are plotted in Figure 4 For the three-level preconditioner, for the 4096-core case, Open MPI takes a factor of 2.6 as much time as MVAPICH, and a factor of 6 as much time as Red Storm. It is rather disconcerting that Open MPI is slower than MVAPICH by such a large margin, because typically when application developers test the scalability of their codes, they assume that lack of scalability is due to their code rather than possible lack of scalability of the MPI implementation. Figure 5 presents the ratio of the TLCC time (Charon with MVAPICH) over the Red Storm time. The horizontal dashed green and black lines would denote the case where TLCC and Red Storm were scaling in a similar manner for the one-level and three-level preconditioners respectively. The run time difference for the three-level preconditioner calculation on 4096 cores on TLCC than Red Storm was a factor of 2.4. Multigrid preconditioners are critical to obtain solutions of large scale simulations. This difference in performance shows that a high performance scalable network is important to large scale simulations. 
Fixed problem size scaling study (28 million unknowns)
A fixed problem size scaling study was performed on TLCC for both a one-level DD ILU preconditioner and a three-level multigrid preconditioner, for Charon with Open MPI and MVAPICH. A mesh with 28 million unknowns was used for all the cases as the number of cores was increased from 128 to 4096. The results for the one-level and three-level preconditioner are presented in Table 5 and 6 respectively, and compared with the same scaling study performed on Red Storm. Once again, the TLCC results for Charon with MVAPICH are presented in the tables while the TLCC results for Charon with Open MPI are not included in the tables. All runs took seven Newton steps. The three-level Petrov-Galerkin multigrid preconditioner uses a W(1,1) cycle with coarser levels generated using METIS/ParMETIS and 125 nodes per aggregate.
The comparison between TLCC and Red Storm for the one-level and three-level preconditioners are plotted in Figure 6 (a) and 6(b) respectively. Once again the TLCC results for Charon with Open MPI are also plotted in the figures. The considerably poorer scaling of Charon with Open MPI compared to MVAPICH on TLCC is apparent from the figures. Figure 7 presents the ratio of the TLCC time (Charon with MVAPICH) over the Red Storm time. In Figure 7 , the horizontal dashed green and black lines would denote the case where TLCC and Red Storm were scaling in a similar manner for the one-level and three-level preconditioners respectively. From the figure, the performance of the three-level preconditioner on TLCC MVAPICH is the same as on Red Storm up to 512 cores and competitive up to 2048 cores. The situation deteriorates at 3072 cores, and at 4096 cores the difference is a factor of 2.4. It is clear that beyond 2048 cores the multigrid preconditioner scales considerably better on Red Storm than TLCC. These results again draw attention to the inadequate proc DOF/ 
Multicore Results
This section considers the efficiency of the Charon code when utilizing the multiple cores on the quad socket/quad core TLCC compute node. The test case is the steady-state driftdiffusion solution of the 2 × 1.5µm NPN BJT with 0.3V bias that was used in the previous section. Before considering how efficiently the Charon code can use the cores on a compute node, we present a short discussion concerning accessing memory within a compute node and placing MPI tasks on cores.
Memory and placement of MPI tasks on cores
Each compute node of TLCC has four sockets, where each socket is a quad core processor. Each core has its own L1 and L2 cache, but the four cores on a socket share a 2MB L3 cache. In contrast to the traditional practice of having the memory controller separate from the CPU, the AMD64 architecture 2 and the AMD K10 architecture 3 place the memory controller on the CPU. Because of this, compute nodes with multiple sockets have shared memory, but nonuniform memory access (NUMA). For TLCC, the memory controller for each socket accesses 8 GB RAM, so each compute node has a total of 32 GB RAM. If a task on one socket needs to access memory handled by the memory controller of another socket, there will be a considerable performance penalty as the data will have to travel through the HyperTransport links connecting the sockets. By default, the operating system distributes the MPI tasks on the sockets and cores as well as distributing data for the shared memory. A user can use the numactl system command to specify a certain placement of MPI tasks to sockets and cores as well as a specific memory placement policy. The TLCC FAQ recommends using the /apps/contrib/numa wrapper-16ppn script provided by the TLCC administrators to improve job performance (which invokes numactl under the hood). The main improvement is due to locking MPI tasks to specific sockets and locking those MPI tasks to using the corresponding on-chip memory controller.
For performance reasons, MPI tasks should be accessing memory that is local to a socket. However, if the local memory for a socket fills up, rather than have the job crash, it may be better to allow an MPI task to use memory that is local to another socket so that the job will complete. To see the upper bound on how severe the performance penalty can be, one can force MPI tasks to use memory that is not local to its socket.
Consider an example for the BJT with a mesh with 27.9 million unknowns and run on 128 cores with a three-level multigrid preconditioner (W(1,1) cycle and 125 nodes per aggregate). Each core has about 218,000 unknowns. Table 7 compares the time per Newton step for five choices of memory layout:
• "local": four MPI tasks locked to each socket and corresponding on-chip memory 2 also known as K8 and includes Athlon 64 and earlier Opterons 3 includes newer Opterons such as Barcelona Table 7 . Effect on performance due to local vs. nonlocal memory access on a node.
controller.
• "nonlocal 1-hop": four MPI tasks locked to each socket but force each MPI task to perform one HyperTransport "hop" to access the memory controller on another socket. Specifically, MPI tasks on socket 0,1,2,3 are forced to use the memory controller on sockets 2,3,0,1 respectively.
• "nonlocal 1,2-hop Case A": four MPI tasks locked to each socket but force each MPI task to perform one or two HyperTransport "hops" to access the memory controller on another socket. Specifically, MPI tasks on socket 0,1,2,3 are forced to use the memory controller on sockets 1,2,3,0 respectively.
• "nonlocal 1,2-hop Case B": four MPI tasks locked to each socket but force each MPI task to perform one or two HyperTransport "hops" to access the memory controller on another socket. Specifically, MPI tasks on socket 0,1,2,3 are forced to use the memory controller on sockets 3,0,1,2 respectively.
• "nonlocal 2-hop": four MPI tasks locked to each socket but force each MPI task to perform two HyperTransport "hops" to access the memory controller on another socket. Specifically, MPI tasks on socket 0,1,2,3 are forced to use the memory controller on sockets 3,2,1,0 respectively.
• "none": no numa wrapper is used; OS decides which sockets and memory controllers an MPI task will use and may allow MPI tasks on a socket to use nonlocal memory.
The third column in Table 7 is the ratio of the time with the reference time (local memory). These results show that in the worst case scenario-when nonlocal memory is used-the run time can be doubled for this particular test case. However, the data also indicates that anytime nonlocal memory is used there will be a significant performance penalty. Of the four nonlocal memory usage cases, the least penalty is the "1-hop" case. As expected, the core DOF/ two "1,2-hop" cases are about the same. Intuitively one would have expected the "2-hop" case to be around the same time as the two "1,2-hop" cases as synchronization causes all tasks to wait for the slowest task, but contrary to expectation it is a little faster. A few additional test cases with different sized meshes were used, and for those test cases, the ratio of the time for the "nonlocal 1-hop" and "nonlocal 1,2-hops" and the reference time (local memory controller case) were 1.4-2.2 and 1.5-2.5 respectively. It should be stated that the performance penalty is of course problem specific. The final row in Table 7 is the performance penalty when numa wrapper is not used, and is 14% for this case, and for additional tests involving more than one compute node, this penalty was about 10-23%.
It is worth noting that the /apps/contrib/numa wrapper-16ppn locks the first four MPI tasks to socket 1, the next four MPI tasks to socket 2, the next four MPI tasks to socket 3, and the final four MPI tasks to the socket 0 (actually it locks specific MPI tasks to specific cores). However, one could perform various permutations of this, for example lock MPI tasks with local ranks 0,4,8,12 to socket 1, local ranks 1,5,9,13 to socket 2, local ranks 2,6,10,14 to socket 3, and local ranks 3,7,11,15 to socket 1. For the 28 million unknown steady-state drift-diffusion BJT problem run on 1024 cores, the run time for the latter permutation was 10% less for a three-level multigrid preconditioner with V(1,1)-cycle and about 4% less for a three-level multigrid preconditioner with W(1,1)-cycle compared with the default /apps/contrib/numa wrapper-16ppn. Naturally the optimal choice of assigning MPI tasks to sockets and cores will be problem dependent as well. Table 8 presents a strong scaling study (fixed size problem) on a single node for the one-level preconditioner. The mesh is 440 × 330 elements (438,000 unknowns), and is solved on a different number of cores. The linear solve time reported includes the time to construct the preconditioner, but not the construction of the Jacobian. The next three columns concerns the time to construct the Jacobian matrix. Note that the time to construct the Jacobian core DOF/ iter/ matrix scales almost perfectly. The "Newton step" columns includes the time for everything performed during a Newton step, i.e. linear solve time and Jacobian matrix construction time. Convergence to solution typically takes on the order of seven Newton steps. η is parallel efficiency. The particular Krylov solver for this study is TFQMR with one-level DD ILU(1) overlap=1 preconditioner. In this case the linear solve tolerance was set sufficiently tight so that each Newton step would take 100 Krylov iterations so that the significant effect of increasing iteration count with the core count (an algorithmic scaling issue) could be eliminated. Table 9 presents the analogous strong scaling study but with a three-level multigrid preconditioner. Although the number of iterations is changing as the number of cores is increased, the variation of the Krylov iterations by 10% should not change the results much. The mesh is 440 × 330 elements (438,000 unknowns). The preconditioner was a threelevel Petrov-Galerkin W(1,1) multigrid preconditioner. 125 nodes per aggregate are used to generate the coarser levels, and an ILU(1) overlap=1 smoother is used on the fine and medium mesh with KLU direct solver on the coarse level. The GMRES Krylov solver was used.
Scaling for a single compute node
As the results indicate when only two cores per socket are used (total of eight cores per node), the scaling of the time per Newton step for both the one-level and multigrid preconditioner is near optimal. However, the addition of a third MPI task causes a performance drop. Table 10 presents a weak scaling study where the problem is scaled up so that each core has 110,000 unknowns. As with the previous table, linear solve time includes the time to construct the preconditioner, but not the Jacobian. η is efficiency, i.e. ratio of time for that run and the reference time (run with one core). The Krylov solver is TFQMR with one-level DD ILU(1) overlap=1 preconditioner. The linear solve tolerance was set sufficiently tight so that each Newton step would take 100 Krylov iterations.
From Tables 8-10 , one can see that the efficiencies obtained from using all 16 cores on a compute node show that it is advantageous to use all the cores with the MPI-only approach. When utilizing all 16 cores both preconditioners achieve very reasonable performance for these single node scaling studies considering the contention for memory access on each socket.
Effects of network and compute nodes on scaling
Any reasonable size calculation needed to obtain sufficient fidelity will not fit on a single compute node, so one needs to consider how the network effects the performance of the calculations. If one needs to run a job with T MPI tasks on a machine with compute nodes with m cores, one can try get a rough idea of the penalty due to the contention for memory by considering the extreme case where one runs a single MPI task on T compute nodes, leaving the rest m − 1 cores idle, and m MPI tasks on T /m compute nodes and comparing the run times. This is a trade-off between network effects and memory contention effects. Table 11 presents results for this study involving 256 MPI tasks. A total of 256 cores were used for this test case, but with different numbers of MPI tasks per compute node ("ppn" denotes "processes per node"), which determines the number of compute nodes needed. For the "4ppn," "8ppn" and "12ppn" cases, each socket has one, two and three MPI tasks respectively. Two different size meshes were used to show the effect of contention of bandwidth to memory among the cores. The 109,000 DOF/core case attempts to represent the worst case scenario that tries to use the majority of the RAM and therefore would maximize contention for memory. This is in contrast to the 27,300 DOF/core case which is more representative of a typical Charon run. The 15% difference in efficiency for Newton step is due to this contention for memory. Note that the time to construct the Jacobian decreases as the number of compute nodes decreases for both cases. This is likely due to the fact that fewer network cards are involved in communication. The construction of the Jacobian involves two steps: first a local matrix fill, then a communication step for the global assembly. The preconditioner is a three-level Petrov-Galerkin multigrid preconditioner W(1,1) cycle with coarser levels generated by METIS/ParMETIS with 125 nodes per aggregate. Smoothers and solvers are ILU(1) overlap=1 smoother on fine and medium mesh and KLU direct solver on coarse mesh.
From Table 11 one can see that the efficiencies obtained from using all 16 cores on a compute node show that for the Charon device simulator it is definitely advantageous to use all 16 of the cores.
We have heard from another team using similar quad socket/quad core compute nodes that due to operating system "jitter" it is better to use only 15 rather than 16 MPI tasks per node. We ran the same 27.9 million DOF problem discussed in this subsection using 1024 MPI tasks, first on 64 nodes with 16 MPI tasks per node then on 69 compute nodes with 15 MPI tasks per node (the final compute node had only 4 MPI tasks so that the total of MPI tasks was 1024). The average time per Newton step for the 16ppn and 15ppn cases was 32.9 and 31.3 seconds respectively. Although the 15ppn case was 5% faster than the 16ppn case, the former uses 8% more nodes than the latter, so for the same number of MPI tasks, it is better to run with 16ppn than 15ppn.
Conclusions
This preliminary study concerned the performance of the Charon finite element semiconductor device simulation code on the TLCC machine for strong and weak scaling, and multicore performance. The multigrid preconditioner, which is critical for large-scale simulations, definitely performed better on the Red Storm machine than TLCC. The performance degradation of TLCC for the largest-scale multilevel computations on 4096 cores, was apparently due to the use of a commodity network interconnect in contrast to the Cray XT3/4. This result indicates that the evaluation of solution methods and algorithms on TLCC, that are intended to elucidate the scaling of these algorithms on capability machines such as Red Storm, is problematic.
In the context of multicore performance this study also demonstrated that Charon could run reasonably efficiently on all 16 cores per compute node. These results also confirmed that in this case, an MPI-only programming paradigm appears to be sufficient for a machine with quad socket/quad core compute nodes. More extensive studies of the performance of specific kernel algorithms and routines will soon be undertaken to more carefully characterize the performance of finite element type applications and Newton-Krylov type solution methods on multicore architectures.
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